

# Fully Depleted Silicon-on-Insulator (FDSOI) CMOS Technology Optimized for Enhanced Geothermal System Temperature Operation

Craig L. Keast, Chang-Lee Chen, Chenson Chen, Richard D'Onofrio, Pascale Gouker, WeiLin Hu, Jeff Knecht, Paul Lawson, Dominick Pipitone, Antonio Soares, and Peter Wyatt

MIT Lincoln Laboratory, Lexington MA

keast@LL.mit.edu

## Keywords

*Fully Depleted Silicon-on-Insulator, FDSOI, Complementary Metal Oxide Semiconductor, CMOS, High-Temperature Electronics, Enhanced Geothermal Electronics, Extreme Environment Electronics*

## ABSTRACT

This paper describes a Fully Depleted Silicon-on-Insulator (FDSOI) Complementary Metal Oxide Semiconductor (CMOS) technology capable of operating at 300°C. With its near-ideal subthreshold swing, and greatly reduced semiconductor cross-sectional junction area as compared to both bulk and Partially Depleted Silicon-on-Insulator (PDSOI) technologies, the FDSOI transistor structure represents the optimal high-temperature silicon-based device, making it an ideal, cost-effective candidate to fabricate both complex digital and mixed-signal circuits for enhanced geothermal applications.

## 1. Introduction

Enhanced geothermal energy production requires electronic systems capable of executing measurement, monitoring and control tasks at temperatures in excess of 250° C [1]. Several semiconductor material systems and integrated circuit process technologies are being considered to fulfill this electronics need including, wide band-gap materials like silicon carbide (SiC) and gallium nitride (GaN), along with more conventional narrow band-gap silicon technologies. Both SiC and GaN-based electronics have shown excellent high temperature operation [2,3]; however, these processes are less mature, higher cost, and lower speed than traditional silicon-

based electronics. In addition, the complexity of the integrated circuits (ICs) that have been demonstrated in these material systems has been limited to a few hundred transistors in GaN [4], and a few thousand transistors in SiC [5]. In contrast, silicon-based electronics, utilizing Complementary Metal Oxide Semiconductor (CMOS) technology, make up the backbone of the modern microelectronics industry and are used in nearly every computer, smart phone and sensor system in use today. These mature silicon-based technologies have been used to reliably mass-produce ICs with billions of transistors [6]. Traditionally the operation of these silicon-based electronic systems, even in military systems, have been limited to temperatures  $\leq 125^{\circ}\text{C}$  [7] making them unsuitable for enhanced geothermal applications. The principle limiter on the high-temperature performance of traditional silicon CMOS is the increase in parasitic leakage currents associated with the reverse-bias semiconductor junctions in the transistor structure. As a rule-of-thumb these leakage currents double for every  $10^{\circ}\text{C}$  increase in temperature. One of the keys to enhancing the high temperature performance of silicon transistors is to minimize the semiconductor junction cross-sectional area in the device structure. Using a Partially Depleted Silicon-on-Insulator (PDSOI) CMOS technology variant, which greatly reduces the transistor semiconductor junction area, commercial ICs capable of operating at  $225^{\circ}\text{C}$  have been demonstrated and are available on the market [8,9]. This paper describes a Fully Depleted Silicon-on-Insulator (FDSOI) CMOS technology capable of operating at  $300^{\circ}\text{C}$ . With its near-ideal subthreshold swing<sup>1</sup>, and further reduced junction area, as compared to PDSOI, the FDSOI device structure represents the ultimate high-temperature silicon-based transistor, making it a strong candidate to fabricate both complex digital and mixed-signal circuits for enhanced geothermal applications.

## 2. Bulk vs Partially and Fully Depleted Silicon-on-Insulator Technology

As CMOS technologies continue to scale, fully depleted device concepts (ultra-thin-body SOI, finFET, and others) have been displacing traditional bulk CMOS technologies [10, 11]. The ultra-thin fully depleted body of the transistor allows for tighter electrostatic control of the transistor channel resulting in better short-channel-performance than can be achieved with the traditional bulk CMOS device structure. Figure 1 shows schematic cross-sections of both a silicon-on-insulator (SOI) CMOS and a traditional bulk CMOS device structure. Devices in the SOI process are fully oxide isolated from one another, unlike in the bulk process where reversed biased silicon diodes are used in conjunction with either a shallow trench or field oxide isolation. The full oxide isolation of the SOI structure (both partially depleted, and fully depleted) allows greater device packing densities and greatly reduced ( $>100\times$ ) semiconductor diode junction areas. This significantly reduces the parasitic capacitances of the device structure leading to lower power and/or higher performance device operation. In addition, the greatly reduced semiconductor junction area in the SOI device significantly decreases the temperature-induced parasitic leakage currents in the device enhancing the high temperature performance of the SOI transistor. These benefits are further improved with the ultra-thin-body FDSOI structure which reduces the source/drain-to-body junction areas by an additional 2-5x, as compared to PDSOI,

<sup>1</sup> Subthreshold Swing is a measure of how quickly a transistor turns on when voltage is applied to the gate of the device. For a bulk or partial depleted (PDSOI) transistor at room temperature the subthreshold swing is a decade increase in transistor drive current for every  $\sim 80\text{-}90\text{mV}$  applied to the transistor gate. For a fully depleted (FDSOI) transistor the room temperature subthreshold swing is  $\sim 65\text{-}70\text{mV/decade}$ .

and also reduces the transistor channel depletion capacitances resulting in a near-ideal transistor subthreshold swing of  $\sim 65\text{-}70\text{mV/decade}$  of drive current at room temperature. This near-ideal subthreshold swing of the FDSOI transistor structure translates into an additional  $\sim 70^\circ\text{C}$  increase in the operational temperature limits of the transistor when compared to a PDSOI device with a subthreshold swing of  $85\text{-}90\text{mV/decade}$  of drive current at room temperature.





Figure 1. Schematic cross-sectional drawings of SOI CMOS (left) and an n-well bulk CMOS (right) technologies. For a PDSOI device the thin top silicon layer is  $\sim 70\text{-}200\text{ nm}$  thick. For FDSOI the top silicon layer is  $< 50\text{ nm}$  thick.

### 3. Experiment

Using both MIT Lincoln Laboratory's (MIT-LL) 90-nm, 1.2V FDSOI CMOS technology and 180-nm, 1.5V technology, test devices and circuits were fabricated and characterized at elevated temperature. The principal features of the FDSOI CMOS technology are a 150-nm buried oxide (BOX) thickness on a high-resistivity float zone substrate, 30-nm thick SOI device layer thickness, ultra-shallow trench isolation, 1.8-nm gate oxide, dual-doped polysilicon gates, oxide/nitride spacers, cobalt salicide, seven-levels of aluminum-based interconnect with planarized dielectrics, and tungsten plug contacts and via connections. All features are defined using a 193-nm ASML scanner with a  $26 \times 32\text{-mm}$  field of view. The baseline 90-nm technology has an unloaded inverter delay of  $\sim 15\text{ps/stage}$  at 1.2 V;  $f_T$  for the n- and p-FETs are 115 and 50 GHz, respectively. The process incorporates dual-threshold voltage transistors,  $V_{t1} = \pm 400\text{mV}$  and  $V_{t2} = \pm 600\text{mV}$  at room temperature. High temperature testing was performed using the 600mV  $V_{t2}$  devices. In addition to a full range of transistor sizes, transistor topologies, and process monitors, the principal circuit used in the evaluation was a 2's complement static multiplier circuit. This simple 4,000 transistor screening circuit is a standard process monitor used in all FDSOI CMOS fabrication lots at MIT-LL.

Figure 2 shows a cross-sectional transmission electron micrograph (TEM) of a completed 90-nm FDSOI transistor. In this process technology each individual transistor is fully isolated from its neighbors using a silicon dioxide insulating layer, and utilizes an active silicon transistor layer that is 30-nm thick. The only diode junction area in this device susceptible to high-temperature-

induced leakage currents are the source and drain contacts to channel junctions highlighted by the blue dashed lines in the TEM. This FDSOI junction area is  $>100\times$  lower than would be found in a comparably sized bulk CMOS technology and  $\sim 2\text{-}5\times$  lower than in a comparably sized PDSOI technology.



**Figure 2. Cross-sectional Transmission Electron Micrograph (TEM) of a completed 90-nm Fully Depleted Silicon-on-Insulator (FDSOI) CMOS transistor optimized for extreme environments.**

#### 4. Results

Figure 3 is the transistor drain current vs gate voltage plots for both a p-channel (left) and an n-channel (right) FDSOI device operated at a drain bias of 1.5V volts (worst case bias for thermally induced leakage current). As the temperature of the device is increased from room temperature 21° C (blue data points) to 300° C (red data points) the transistor threshold voltage decreases (transition point from the subthreshold region to the saturation region moves closer to zero volts), the subthreshold swing degrades (slope of the curves in the subthreshold region gets lower), the ON-state (Gate Voltage =  $\pm 1.5$  volts) drive current decreases, and the OFF-state (Gate Voltage = 0 volts) leakage current increases. All of these changes are detrimental to successful device and circuit operation. To minimize the impact of transistor OFF-state leakage current with increasing temperature on circuit performance it is necessary to minimize the baseline room temperature leakage current of the device. For the FDSOI transistor this is accomplished by starting with a high-threshold-voltage transistor design which coupled with the near ideal subthreshold swing (steeper starting slope in the subthreshold region) results in a low room temperature OFF-state leakage current. Since the FDSOI process technology offers both low

and high threshold voltage transistors, the higher  $\pm 600\text{mV}$  threshold devices were used for the high temperature transistor and circuit measurements. These higher threshold transistors help reduce the impact of the exponential increase of the off-state leakage current with increased temperature at the expense of a small reduction in transistor's ON-state drive current. As shown in the data, even at  $300^\circ\text{C}$ , there is still approximately a three-orders-of-magnitude difference between the "ON" and "OFF" state currents for these transistors, more than enough to allow for successful operation of digital circuits at this elevated temperature.




Figure 3. Semi log plots of transistor drive current ( $I_D$ ) vs gate voltage ( $V_G$ ) for the  $\pm 600\text{mV}$  threshold voltage FDSOI p-channel (left) and n-channel (right) transistors, with the drain voltage ( $V_D=1.5\text{V}$ ), and increasing temperature  $21^\circ\text{C}$  to  $300^\circ\text{C}$  as the parameter. The subthreshold and saturation regions of the transistor operation are also shown.

Figure 4 shows the clock period time vs power supply voltage shmoo plots<sup>2</sup> for the multiplier circuit operating from room temperature  $300\text{K}$  ( $27^\circ\text{C}$ ) through  $573\text{K}$  ( $300^\circ\text{C}$ ). Note that the functional space (green region) for the circuit decreases up until  $\sim 200^\circ\text{C}$  and then remains reasonably constant up to the measured maximum of  $300^\circ\text{C}$ . Even at  $300^\circ\text{C}$  a large fully functional operational window exists for this circuit.

<sup>2</sup> A shmoo plot is a graphical display of the response of an electronic component or system varying over a range of conditions or inputs




Figure 8. Clock period time vs power supply voltage shmoo plots for the multiplier circuit operating from room temperature 300K (27° C) through 573K (300° C).

## 5. Conclusion

The full oxide device isolation, near-ideal subthreshold swing, reduced parasitic capacitances, and greatly reduced junction area of FDSOI make it an ideal silicon-based technology for use in a broad range of extreme environment applications. An insulating oxide provides dielectric isolation between devices. At higher temperatures, thermally induced junction leakage current is minimized due to the greatly reduced junction area in a FDSOI device allowing circuits to operate at 300° C. The 90-nm version of the existing MIT Lincoln Laboratory 90-nm FDSOI CMOS technology is currently being transferred to the Skywater Technology Foundry in Bloomington, MN, which is offering an Early Access Partner Program.<sup>3</sup> This technology

<sup>3</sup> <https://www.skywatertechnology.com/rad-hard-eap/>

transfer will allow the extreme environments circuit design community (*including the Enhanced Geothermal Community*) to leverage this unique process for both complex digital and mixed-signal circuits necessary for their applications.

## Acknowledgement

This work was sponsored by DARPA, DTRA, and the DoD under contract numbers FA8721-05-C-0002, FA8702-15-D-0001, and NASA JPL under IAA. Opinions, interpretations, conclusions, and recommendations are those of the authors and are not necessarily endorsed by the United States Government.

## REFERENCES

- [1] J. Watson and G. Castro, "A review of high-temperature electronics technology and applications," *Journal of Materials Science: Materials in Electronics*, vol. 26, no. 12, pp. 9226–9235, 2015.
- [2] H. Elahipanah, *et al.*, "500° C High Current 4H-SiC Lateral BJTs for High-Temperature Integrated Circuits," *IEEE Electron Device Letters*, vol. 38, no. 10, pp. 1429-1432, Oct. 2017.
- [3] A. Hassan, *et al.*, "Towards GaN500-based High Temperature ICs: Characterization and Modeling up to 600° C," 2020 18th IEEE International New Circuits and Systems Conference (NEWCAS), pp. 275-278, 2020.
- [4] G. Tang *et al.*, "Digital Integrated Circuits on an E-Mode GaN Power HEMT Platform," *IEEE Electron Device Letters*, vol. 38, no. 9, pp. 1282-1285, Sept. 2017.
- [5] N. Kuhns *et al.*, "Complex High-Temperature CMOS Silicon Carbide Digital Circuit Designs," in *IEEE Transactions on Device and Materials Reliability*, vol. 16, no. 2, pp. 105-111, June 2016.
- [6] J. Cross, "A14 Bionic FAQ: What you need to know about Apple's 5nm processor" *Macworld*, Oct 14, 2020.
- [7] MIL-STD-810H, 31 January 2019, <http://assist.dla.mil>
- [8] B. Ohme, "High-temperature SOI technologies at Honeywell," in *Extreme Environment Electronics*, J. D. Cressler and H. A. Mantooth, Eds. Boca Raton, FL, USA: CRC Press, 2013.
- [9] <https://aerospace.honeywell.com/us/en/learn/products/microelectronics/high-temperature-microelectronics>
- [10] S. Höppner *et al.*, "Adaptive Body Bias Aware Implementation for Ultra-Low-Voltage Designs in 22FDX Technology," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 10, pp. 2159-2163, Oct. 2020.
- [11] J. C. Liu *et al.*, "A Reliability Enhanced 5nm CMOS Technology Featuring 5th Generation FinFET with Fully-Developed EUV and High Mobility Channel for Mobile SoC and High Performance Computing Application," 2020 *IEEE International Electron Devices Meeting (IEDM)*, 2020, pp. 9.2.1-9.2.4.